Exploiting Symmetry in Protocol Testing
نویسندگان
چکیده
Test generation and execution are often hampered by the large state spaces of the systems involved. In automata (or transition system) based test algorithms, taking advantage of symmetry in the behavior of specification and implementation may substantially reduce the amount of tests. We present a framework for describing and exploiting symmetries in black box test derivation methods based on finite state machines (FSMs). An algorithm is presented that, for a given symmetry relation on the traces of as FSM, computes a subautomaton that characterizes the FSM up to symmetry. This machinery is applied to Chow’s classical W-method for test derivation. Finally, we focus on symmetries defined in terms of repeating patterns.
منابع مشابه
Security testing of session initiation protocol implementations
The mechanisms which enable the vast majority of computer attacks are based on design and programming errors in networked applications. The growing use of voice over IP (VOIP) phone technology makes these phone applications potential targets. We present a tool to perform security testing of VOIP applications to identify security vulnerabilities which can be exploited by an attacker. Session Ini...
متن کاملIdentifying Redundant Test Cases for Testing Parallel Language Constructs
Based on the successes of others in utilizing parallelism to enhance the performance of communication protocol implementations, we have been investigating various approaches to exploiting parallelism to improve the performance of implementations of the MIL-STD 188-220A protocol standard. Simultaneously, we have been investigating ways of providing automatic testing of the parallel aspects of th...
متن کاملSymmetry and Induction in Model Checking
With the increasing complexity of digital systems, testing of digital systems is becoming increasingly important. Perhaps, the most popular method for testing hardware is simulation. The incompleteness of simulation based testing methods has spurred the recent surge in the research on formal veri cation. In formal veri cation, one builds a precise model of the hardware under scrutiny and proves...
متن کاملExploiting symmetry when verifying transistor - levelcircuits by symbolic trajectory
|We describe the use of symmetry for veriication of transistor-level circuits by Symbolic Trajectory Evaluation (STE). We present a new formulation of STE which allows a succint description of symmetry properties in circuits. Symmetries in circuits are classiied as structural symmetries, arising from similarities in circuit structure, data symmetries, arising from similarities in the handling o...
متن کاملExploiting Symmetry When Verifying Transistor-level Circuits by Symbolic Trajectory Evaluation
In this paper we describe the use of symmetry for verii-cation of transistor-level circuits by symbolic trajectory evaluation. We show that exploiting symmetry can allow one to verify systems several orders of magnitude larger than otherwise possible. We classify symmetries in circuits as structural symmetries, arising from similarities in circuit structure, data symmetries, arising from simila...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1998